Nexperia 74LVC125ABQ,115 Quad-Channel Buffer & Line Driver, 3-State, 14-Pin DHVQFN

RS Stock No.: 510-421Brand: NexperiaManufacturers Part No.: 74LVC125ABQ,115
brand-logo
View all in Line Interface ICs

Technical Document

Specifications

Logic Family

LVC

Logic Function

Buffer, Line Driver

IC Type

Buffer & Line Driver IC

Number of Channels per Chip

4

Input Type

Single Ended

Output Type

3 State

Polarity

Non-Inverting

Mounting Type

Surface Mount

Package Type

DHVQFN

Pin Count

14

Maximum High Level Output Current

-24mA

Maximum Low Level Output Current

24mA

Maximum Propagation Delay Time @ Maximum CL

2.4 ns@ 3.3 V

Dimensions

3.1 x 2.6 x 0.95mm

Maximum Operating Supply Voltage

3.6 V

Minimum Operating Supply Voltage

1.2 V

Propagation Delay Test Condition

50pF

Product details

74LVC Family Inverters & Buffers

Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS

74LVC Family

P.O.A.

Each (In a Pack of 20) (ex VAT)

Nexperia 74LVC125ABQ,115 Quad-Channel Buffer & Line Driver, 3-State, 14-Pin DHVQFN

P.O.A.

Each (In a Pack of 20) (ex VAT)

Nexperia 74LVC125ABQ,115 Quad-Channel Buffer & Line Driver, 3-State, 14-Pin DHVQFN

Stock information temporarily unavailable.

Stock information temporarily unavailable.

Technical Document

Specifications

Logic Family

LVC

Logic Function

Buffer, Line Driver

IC Type

Buffer & Line Driver IC

Number of Channels per Chip

4

Input Type

Single Ended

Output Type

3 State

Polarity

Non-Inverting

Mounting Type

Surface Mount

Package Type

DHVQFN

Pin Count

14

Maximum High Level Output Current

-24mA

Maximum Low Level Output Current

24mA

Maximum Propagation Delay Time @ Maximum CL

2.4 ns@ 3.3 V

Dimensions

3.1 x 2.6 x 0.95mm

Maximum Operating Supply Voltage

3.6 V

Minimum Operating Supply Voltage

1.2 V

Propagation Delay Test Condition

50pF

Product details

74LVC Family Inverters & Buffers

Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS

74LVC Family