技術文件
規格
Brand
STMicroelectronicsProduct Type
Darlington Transistor
Maximum Continuous Collector Current Ic
500mA
Maximum Collector Emitter Voltage Vceo
50V
Package Type
SOIC
Mount Type
Surface
Pin Count
16
Number of Elements per Chip
7
Minimum DC Current Gain hFE
1000
Transistor Polarity
NPN
Maximum Collector Emitter Saturation Voltage VceSAT
1.6V
Minimum Operating Temperature
-20°C
Maximum Operating Temperature
85°C
Standards/Approvals
JEDEC Standard JESD97
Series
ULN2004
Length
10mm
Height
1.65mm
Automotive Standard
No
產品詳情
Darlington transistor power drivers are high-voltage, high-current switch arrays containing multiple open-collector Darlington pairs and integral suppression diodes for inductive loads. The high current rating of each output is 500 mA or higher. The inputs are pinned opposite the outputs in the IC package to simplify the application board layout. The Interface is standard logic level for TTL or CMOS.
醞釀。 創造。 合作
免費加入
無隱藏費用！
暫時無法取得庫存資訊。
48.90 MOP
2.447 MOP Each (Supplied on a Reel) (不含稅)
生產包 (卷)
20
48.90 MOP
2.447 MOP Each (Supplied on a Reel) (不含稅)
暫時無法取得庫存資訊。
生產包 (卷)
20
| 數量 | 單價 | 每卷 |
|---|---|---|
| 20 - 620 | 2.447 MOP | 48.95 MOP |
| 640 - 1240 | 2.391 MOP | 47.82 MOP |
| 1260+ | 2.355 MOP | 47.09 MOP |
醞釀。 創造。 合作
免費加入
無隱藏費用！
技術文件
規格
Brand
STMicroelectronicsProduct Type
Darlington Transistor
Maximum Continuous Collector Current Ic
500mA
Maximum Collector Emitter Voltage Vceo
50V
Package Type
SOIC
Mount Type
Surface
Pin Count
16
Number of Elements per Chip
7
Minimum DC Current Gain hFE
1000
Transistor Polarity
NPN
Maximum Collector Emitter Saturation Voltage VceSAT
1.6V
Minimum Operating Temperature
-20°C
Maximum Operating Temperature
85°C
Standards/Approvals
JEDEC Standard JESD97
Series
ULN2004
Length
10mm
Height
1.65mm
Automotive Standard
No
產品詳情
Darlington transistor power drivers are high-voltage, high-current switch arrays containing multiple open-collector Darlington pairs and integral suppression diodes for inductive loads. The high current rating of each output is 500 mA or higher. The inputs are pinned opposite the outputs in the IC package to simplify the application board layout. The Interface is standard logic level for TTL or CMOS.
醞釀。 創造。 合作
免費加入
無隱藏費用！
